Abstract-This paper reports the design, fabrication, and characterization of a novel power inductor embedded inside a silicon substrate and fabricated at wafer level. Such power inductors in silicon (PIiS) employ high-aspect ratio silicon molds formed with deep-reactive ion etching to obtain large cross-sectional electroplated copper windings (as thick as the silicon wafers). The PIiS also utilize high-resistivity magnetic composites as the core material, in a closed flux path manner, for small core losses and low electromagnetic interference. By using copper electroplating for all of the conductors in the component, the contact resistances between the conductive layers can be minimized and the inductors' quality factor can be improved significantly. Toward the end of the fabrication process, surface bonding pads are also formed on the PIiS, leading to a compact converter packaging with IC circuitry. A square-shaped spiral inductor (of size 3 × 3 × 0.83 mm 3 ) was successfully fabricated. Large inductance (430 nH), low dc resistance (84 mΩ), and high quality factor (21) were achieved at 6 MHz. The fabricated inductor was assembled with a TI TPS62621 buck converter IC, and it achieved a maximum power conversion efficiency of 83%.
L
OW-COST, compact dc-dc converters with high efficiency are "smart" power regulators and are widely used in portable electronics and office facilities. With the rapid development of Internet of things, the demand for miniature dc-dc converters is higher than ever. Most dc-dc power converters are based on inductors, but unfortunately inductors are usually the largest single-volume components. Hence, the inductor sizes must be reduced, either by using higher switching frequencies to decrease the required inductance value or by more compact integration at the price of more substrate parasitics, more noise coupling, and higher loss [1] . These challenges further promote the development of more advanced integration techniques for enclosing all components into a single package.
Power system in packaging (PSiP) and power system on chip (PSoC) are two major approaches for the integration of passives in modern power systems, operating in the high frequency range of 3 -30 MHz. In PSiP, power inductors and other passive components are typically stacked inside a package. Various small form-factor inductors, such as copackaged inductors [2] , inductors on PCB [3] , [4] , inductors on low temperature cofired ceramics or magnetic substrates [5] , [6] , and inductors by wire bonding [7] , are used in PSiP. They generally have larger dimensions compared to the on-chip solutions. On the other hand, PSoC is a monolithic integration approach, using mostly microfabrication technologies to form power inductors directly on IC chips. Researchers have reported on-chip inductors by employing air-cores [8] , [ 9] , sputtered or electroplated magnetic cores [10] - [12] , laminated magnetic cores [13] , [14] , and magnetic composite cores [15] - [17] . PSoC emphasizes wafer-level batch integration of power inductors, providing minimal sizes and compact interconnections. However, the integration of passives on power IC chips complicates the fabrication process and faces several technical challenges, for example, difficulties in fabricating thick windings (>100 μm) and thick magnetic cores, or incorporating high-resistivity low hysteresis loss core materials (with sufficient permeability) at high frequencies.
In PSoC techniques, inductors can be fabricated either on silicon substrates [8] , [9] , [11] - [13] , [15] , [18] or in silicon substrates [10] , [17] , [19] . On-silicon PSoCs were commercialized by Enpirion, Inc., in 2004, using copper electroplating through a polymer mold on an IC. In-silicon inductors have been demonstrated, respectively, by Wang et al. [17] and Sullivan [20] , exploring the bulk of the silicon substrate to form large crosssectional conductors or large-volume magnetic cores, in order to improve inductor performance. The power inductor in silicon, or PIiS, reported by Wang et al., used deep-reactive ion etching (DRIE) to form deep silicon molds [17] , but only the winding layer was fabricated at wafer level, while the solder balls were placed manually at die level for the spacers and electrical connections through the manually filled magnetic materials.
This work extends the prior in-silicon inductor development efforts to fabricate PIiS with thick copper windings, thick copper posts/spacers, and high-quality magnetic cores at wafer level [see Fig. 1(a) ]. Some of the preliminary results were reported in [21] . By using copper electroplating for all of the conductors in the component and its packaging, the contact resistances between conductive layers are minimized and the quality factor of the PIiS is improved significantly. This design also provides the potential to bond the PIiS with the power IC circuitry at wafer level [see Fig. 1(b) ] and hence realizes compact, lowcost, single-chip power converter modules [see Fig. 1(c) ]. The compact integration of inductors and power ICs can also greatly reduce the trace length and parasitic capacitance at the high frequency switching node, which will decrease the dynamic loss significantly. This paper is organized as follows: the design of the new PIiS will be introduced in Section II. The inductor fabrication and characterization will be described in Sections III and IV, respectively. The experimental results of a power converter with the PIiS mounted on a TI converter module are reported in Section V, and a discussion on fabrication issues is presented in Section VI. Section VII contains the conclusions and future works.
II. DESIGN OF PIIS

A. Concept
A fully integrated power converter fabricated at wafer level, as illustrated in Fig. 1(c) , is capable of coping with the challenges (e.g., parasitics and losses) of this high switching frequency era, and still taking advantage of the high throughput of traditional semiconductor processes. This design comprises four layers: a copper winding layer that is sandwiched between two magnetic layers, and a top IC circuitry layer. From a different perspective, this design consists of two layers: one inductor layer and one IC layer. The inductor layer is the focus of this work. As shown in Fig. 1(a) , a conductive winding is embedded inside the silicon substrate and surrounded by a magnetic material; the conductive posts provide electrical connection to the winding, and there are electrical routings on both the top and bottom surfaces. This is the concept of the PIiS. With this PIiS design, power ICs can be directly bonded onto inductors at wafer level, as illustrated in Fig. 1(b) . DRIE can be used to fabricate high-aspect ratio copper coils and large-volume magnetic cores, which are embedded into the silicon substrate. Electroplating is employed to form the copper coils and copper interconnection vias for a compact and efficient integration.
The major benefits of the PIiS design can be summarized as follows: 1) the substrate-molded conductors can be electroplated as thick as the substrate (200-500 µm), which lowers the dc resistance, and the high-aspect ratio features of siliconmolding techniques help to improve the design of inductors at high operating frequencies. Forming a thick magnetic core is also possible by thoroughly replacing the lossy substrate with high-resistivity, large-volume, polymer-bonded magnetic materials, which enables a high current capability (>2 A) in the whole power module and avoids early magnetic saturation; 2) a closed or quasi-closed magnetic path is formed in the three device layers, which helps to avoid extra loss and electromagnetic interference; 3) through-substrate copper plating provides through-silicon vias and good heat sinks as well, leading to high-degree integration and compact packaging; 4) polymerbased dielectric materials that are regularly used in packaging production can be chosen as the passivation and stress buffering layers, like the polymer under-fill in Fig. 1(c) ; and 5) the whole fabrication process can be done at low temperature (< 300°C), which is compatible with CMOS processes.
One major improvement in the new process, compared to our prior work [17] , is the use of wafer-level plated copper posts instead of manually placed solder balls as the electrical bonding pads, which avoids multiple bonding interfaces among the copper coil, silver epoxy and solder balls. This improves the quality factor of the inductor significantly. A dedicated electroplating process for the copper posts, which is discussed in Section III-A, is proposed for this purpose.
B. Inductor Design
A square spiral topology is selected for this PIiS. A spiral inductor needs two magnetic layers to enclose the middle winding, whereas a toroidal inductor has two conductor layers and one middle magnetic layer. However, toroidal designs require more through-substrate vias as electrical interconnections, which will introduce more contact interfaces, degrade the robustness of the whole structure, and complicate the microfabrication process [22] . In addition, the core height of in-silicon toroidal inductors is limited by the wafer thickness while in-silicon spiral inductors do not have this restriction. Thicker wafers may be chosen for toroidal inductors but this will create a challenge for the DRIE process. Furthermore, our simulations show that at the millimeter scale, a spiral design usually has a larger inductance density or lower dc resistance than a toroidal design, considering all the microfabrication limitations such as substrate thickness, minimum via size, and minimum pitch size of copper routing lines. A square spiral inductor is designed in a 3 mm × 3 mm footprint as shown in Fig. 1 (a) and the design parameters are listed in Table I . Although increasing the switching frequency can lower the required inductance, an inductance in the range of 0.3-1.0 µH is still needed for frequencies in the range of 5-10 MHz. Then, a relatively large inductor size is selected since the permeability of the employed high-resistivity magnetic composite is low. The construction design of PIiS is limited by the availability of silicon wafers and the equipment capabilities (e.g., the winding widths of coil turns are identical to obtain uniform etching/plating rates in DRIE/electroplating processes). The maximum aspect ratio (280 μm : 40 μm = 7 : 1) of this design lies in the trenches between the copper coils. From the simulation results shown in Fig. 2 , with a 3 A current injection, the magnetic flux density B around the inner coils reaches the 0.2 T saturation value of the magnetic composite (this material will be discussed in Section III-C), while most part of the magnetic core is still well below the saturation point.
For the fully integrated power module, the PIiS should be size matched with the IC circuitry. We have investigated small point-of-load (POL) power regulators from 13 major commercial suppliers including TI, Fuji, Enpirion, Linear Tech, etc. The results show that at high working frequencies , an IC regulator with a footprint between 1 and 10 mm 2 and a profile between 0.4 and 1.1 mm is necessary for a normal lowpower POL application. The designed PIiS (3 × 3 × 0.68 mm 3 ) meets the requirements, and also has an extra area for integrating high-density microelectromechanical systems (MEMS) capacitors [23] , which usually requires a capacitance of over 600 nF and a footprint in several square millimeters. The IPDiA Technology has commercialized high-density MEMS capacitors, which can achieve 400 nF/mm 2 density with high-k metal-insulator-metal (TiN/Al 2 O 3 /TiN) capacitors. This indicates a good opportunity for the wafer-level integration of all passives in a POL power converter module.
III. FABRICATION PROCESS
A. Process Flow
As illustrated in Fig. 3 , the device fabrication process begins with a 2-in, 280-µm-thick silicon wafer. First, a 0.8-µm-thick SiO 2 layer is deposited on the back of the wafer by plasma-enhanced chemical vapor deposition (at 300°C) for electrical isolation. Next, a 1.0-µm-thick copper seed layer is sputtered on the back, and then the copper thickness is increased to 40 µm through copper electroplating [see Fig.  3(1) ]. This thickness is sufficient to withstand multiple polishing steps. Then, the silicon wafer is etched through for trench molds with the copper seed layer exposed at the trench bottom and a thin SiO 2 layer left on the trench sidewalls (this will be discussed in Section III-B). Then, copper electroplating is done to fill the silicon trenches with copper, and the overplated parts are polished away [see Fig. 3(3) ]. Subsequently, the silicon between the copper windings is thoroughly removed by another DRIE, and the PDMSbonded magnetic composite mixture is manually pressed into the newly formed trenches. Vacuum treatment is necessary to repel solvents and trapped air before curing the polymer agent in an oven at 120°C. The overfilled magnetic composite is then polished away [see Fig. 3(4) ].
After the fabrication of copper coils, the formation of tall copper posts (>200 µm) passing through the thick magnetic composites is accomplished using multiple photoresist coatings, as shown in Fig. 3 (5) and its substeps (5(a) to 5(e)). First, a 1.0 µm Cu/Cr seed layer is sputtered on the magnetic composite. Then, four layers of photoresist AZ9260 are spin coated and cured gradually to a total thickness of 80-85 µm. After exposure, this thick photoresist is developed in AZ 400K 1:2 developer for 6-7 min. Copper electroplating is then performed to slightly overfill the photoresist molds. This sequence of lithography and electroplating is repeated until the copper posts reach the desired height before removing the Cu/Cr seed layer.
PDMS-bonded magnetic composites are manually pressed onto the wafer again, with the aid of vacuum pumping for outgassing, and the overfilled part is polished away to expose the electroplated copper posts [see Fig. 3(6) ]. A 30-40 µm thick copper shield layer is patterned and electroplated on the top [see Fig. 3(7) ]. The aforementioned procedures are repeated on the other side to complete the PIiS fabrication [see Fig. 3(8)] .
B. In-Silicon Fabrication of Copper Coils
There are four key processes in the in-silicon fabrication of copper coils.
The first key process is the etching of through-wafer silicon trenches in a DRIE system. DRIE can generally achieve 25:1 aspect ratio but a lower aspect ratio is preferred for an easy silicon etching and copper filling process. Fig. 4 shows the cross-sectional view of a through-silicon via after removing the original 10 µm copper seed layer at the bottom. The silicon sidewalls are coated with a thin SiO 2 layer, but the oxide on the bottom copper seed layer is removed by anisotropic reactive ion etch to ensure the quality of the subsequent bottom-up copper electroplating, in case no high resistivity substrate is available.
The second key step is the through-wafer copper electroplating in the silicon molds. Pulse-reserve electroplating is employed for uniform plating thickness and high throwing power [24] , [25] . Its current density waveform is illustrated in Fig. 5 . Optimal settings vary for different target shapes and deposition rates. And in high-aspect ratio applications, a larger reverseplating current or a longer idle time is required for uniform ion distribution and better plating quality. Slower deposition rate generally yields better uniformity. The resistivity of the electroplated copper, measured with the help of test structures, was in the range of 18.1-19.1 nΩ·m. Table II lists the composition of plating bath used. The third key process is the formation of tall copper posts (>200 µm) at the top of the winding wafer, which is necessary for the fabrication of thick magnetic cores. Replacing solder balls with electroplated copper posts avoids the use of silver epoxy as the bonding medium, which reduces the contact resistances between conductive layers significantly. A lithography process to form thick photoresist molds is critical for the electroplating of the tall copper posts. Thick photoresists such as SU8 or KMPR may be chosen for a one-step-construction of these posts, where only one layer of photoresist spin coating is required without an extra copper seed layer coating. Or, a sequential plating process with multiple lithography and plating steps can be applied as a substitute. However, thick photoresists are usually highly cross-linked epoxies and their residues may be hard to clean during and after development. Fig. 6 shows a photograph of tall copper posts on the device wafer, which are fabricated using the sequential plating process.
Most microfabrication processes rely on flat surfaces for good feature controls, and this means a polishing step is necessary after filling the deep trenches, which is the fourth key step. CMP in wafer-level fabrication, in which a combination of chemical etching and abrasive polishing is involved, is already well developed in industry. However, in this work, a manual polishing process is used. This process uses wax to stick the wafer and dummy samples onto a big iron chunk, and then polishes the samples on polishing clothes or the round glass platform of a mechanical polishing machine. The medium applied is 5-µm aluminum oxide slurry, which can be easily rinsed off using diluted sulfuric acid. Fig. 7 shows one sample after polishing, and some cracks are visible at the corners because of the rough manual polishing. A thicker copper seed layer is required, to support the whole wafer, if performing manual polishing.
C. Preparation of the Polymer-Bonded Magnetic Material
At high operating frequencies, the magnetic material should have high resistivity and moderate permeability simultaneously, to reduce eddy current losses and avoid magnetic saturation. The ability to mold the magnetic material is also important in waferlevel fabrication of in-silicon power inductors, to improve the processing flexibility and to form closed flux paths. The preparations of the commercial NiZn, MnZn ferrites, Kool Mu powder and iron powder include sintering processes, and direct integration into CMOS or MEMS processes is difficult. Some research materials such as Ni 80 Fe 20 and CoNiFe alloys suffer from low resistivity and large eddy current losses; lamination techniques may alleviate this problem to some degree, but at the price of more complicated processes [13] , [26] , [27] . The recently developed CoZrO nanogranular films show favorable properties, but require a complicated and expensive deposition system [28] .
Polymer-bonded ferrite is a mixture of polymer and ferrite powders, which combines the favorable properties of its components as described below. High resistivity and processing flexibility are their obvious advantages, which promise application in high-frequency power conversion and easy adoption in high throughput mass fabrication. The operating frequency of commercial NiZn ferrites can be as high as 10 MHz, and may be even higher for the polymer-bonded ferrite [1] . Relatively low permeability and saturation flux density are their disadvantages, but at high switching frequencies and from the point of view of performance factor, operation at 10 mT maximum ac flux density is appropriate to lower the hysteresis loss [20] .
In this work, NiZn ferrite powders (FP350 from Powder Processing Technology, LLC, 89 wt.%) are first milled down from 10 µm to 1 to 3 µm, in a ball milling machine for 6 to 10 h, and then mixed with PDMS (Sylgard 184 from Dow Corning, 11 wt.%). After curing in an oven at 120°C for 30 min, this magnetic composite exhibits high resistivity, and the measured properties are as follows: ρ > 2 GΩ·m (resistivity), H c = 15 Oe (coercivity), B sat = 0.2 T (saturation flux density), and µ r = 8 (relative permeability). Figs. 8 and 9 show this magnetic composite's scanning electron microscope (SEM) picture and the frequency response of its complex permeability obtained using an Agilent 16454A Magnetic Material Test instrument.
Along with the increased packing density of ferrite powders, the resistivity of the polymer-bonded ferrite will drop but still stay high, because of the high resistivities of its components (over 10 MΩ·m for FP350, and 2900 GΩ·m for PDMS). Although the performance improvement of coercivity may be not significant, stronger ferromagnetic interactions, due to the higher concentration of micro ferrite grains, lead to lower level of overall magneto-crystalline anisotropy, and hence smaller coercivity of the assembly, according to the coercivity study for nonmagnetic inclusions [29] , [30] and Herzer's random anisotropy model for submicron grains [31] . The core eddy current loss is negligible, and therefore, we tried the maximum packing ratio (89 wt.%) of the ferrite powder for good core performance.
D. Fabricated Devices
The PIiS was successfully fabricated. Figs. 10 and 11 show the SEM pictures of the entire device and the cross section of In-Si SU8 60 399 17.5 at 70 MHz 6 × 6 UF [9] On-Si Air 130 695 11.8 at 162 MHz 1 × 1 UF = University of Florida, Gainesville, USA; En = Enpirion, Inc., Hampton, USA; STM = STMicroelectronics, Crolles, France; UCC = University College Cork, Cork, Ireland; GT = Georgia Institute of Technology, Atlanta, USA; DART = Dartmouth College, Hanover, USA.
the fabricated device. For this ten-turn square-shaped spiral PIiS, the thicknesses of the top magnetic core, copper winding, and bottom magnetic core are 270, 280, and 200 µm, respectively.
IV. MEASUREMENT RESULTS
A. Inductor Characterization
The inductor shown in Fig. 10 was characterized with a four-point probe station and an Agilent/HP 4294A precision impedance analyzer. The measured inductance, quality factor (Q), and ac resistance of the PIiS versus frequency are plotted in Fig. 12 , where L = 430 nH, R DC = 84 mΩ, R AC = 792 mΩ, and Q = 21 at 6 MHz.
Compared to our prior work [17] , the newly fabricated square spiral inductor has a similar size (3 mm × 3 mm), a much lesser resistance (84 versus 140 mΩ), and a higher inductance (430 versus 390 nH). In general, a square-shaped spiral inductor has a slightly larger effective area than a circular shaped spiral inductor with a footprint that fits within the same square-box area. Also the magnetic layer of the new inductor is thicker on one side (270 versus 200 µm). These lead to a higher inductance (about 10% increase for the same footprint). As for the lower resistance, there are several contributing factors. First, the windings are taller (280 versus 200 µm) than our previous circular design, and they are wider (around 5 µm wider) due to the undercut effect during the DRIE process. Second, electroplating the copper posts instead of placing solder balls avoids the use of bonding agents such as silver epoxy and reduces the contact resistance between the conductive layers. Furthermore, the resistivity of electroplated copper is lower than that of solder balls, which improve the electrical efficiency of the layer interconnections.
In terms of the current-carrying capability, the previous circular spiral inductor failed when the injected current went up to 7 A in a 1 µs pulse signal. Investigation showed that delamination occurred at the copper/solder ball interface. The newly fabricated square spiral inductor successfully survived a surge current of over 30 A current for 10 µs, and a constant 3 A current for 15 min. Moreover, simulations showed that at 3 A current injection, the magnetic B field in most core area was under 0.2 T (the saturation point); at currents above 3 A, a small portion in the middle of the magnetic core gradually started saturating (process so-called soft saturation), as shown in Fig. 2 .
The PIiS was compared to other silicon-based works with mm 3 -scale sizes in Table III , and it achieved a low dc resistance, large inductance, and high Q simultaneously. Fig. 13 shows the circuit schematic and the measurement setup for evaluating the PIiS. The PIiS was bonded on a TI TPS62621 buck converter evaluation board, as shown in The measured efficiencies versus load currents and temperatures are plotted in Figs. 15 and 16 , respectively. The buck converter module successfully delivered 600 mA at 1.8 V with a peak efficiency of 83% (pulse width modulation mode) at 6 MHz, which is comparable to that of commercial products and can be significantly improved by a better wafer-level integration that would eliminates the trace parasitics at switching nodes. The 3% loss reduction compared with our prior work is mainly because of the lower dc and ac resistances. A wide load-current range (120-380 mA) at high efficiency (80-83%) was also observed.
V. PIIS-BASED POWER CONVERTER
At 3.6/1.8 V input/output voltage and 129/214 mA input/output current, the measured peak efficiency was 82.9%, which corresponds to a total loss of 79.4 mW. Based on the measured resistance (see Fig. 12 ), the inductor's dc loss is calculated as 3.9 mW, and its ac loss would be 8 mW with the calculated ripple current of 174.4 mA, neglecting nonlinear core loss that is not reflected in the ac resistance measurement. For comparison, we measured the commercial TPS62621 evaluation board and the data showed an 85.7% efficiency (about 66.4 mW total loss) at the same input/output conditions, and for its component inductor (LQM21PN1R0NGR, L = 780 nH, R DC = 66 mΩ, R AC = 816 mΩ at 6 MHz, from Murata datasheet), the dc loss is 3 mW and the ac loss would be 2.5 mW with the calculated ripple current of 96.2 mA, neglecting nonlinear core loss that is not reflected in the ac resistance measurement. A comparison of the results with the fabricated inductor versus with the commercial inductor, we see that the fabricated inductor has 13 mW higher losses, whereas calculations based on small-signal resistance predict that it would have only 6.4 mW higher losses. This indicates that nonlinear core losses contribute an important, but unknown amount of additional loss.
VI. DISCUSSION ON FABRICATION ISSUES
In step 5(a) of Fig. 3 , the deposition of the copper seed layer before photolithography is required to shield the thermal stresses originating from the magnetic material. Otherwise, cracks may form within the photoresist coating, with many bubbles appearing when coating the subsequent layer of photoresist, as shown in the photograph in Fig. 17 . For the best interface adhesion between the seed layer and the substrate, the wafer should be baked thoroughly for 5-6 min at around 110°C to remove any remnant moisture before the Cu/Cr sputter deposition. A 100-120Å Cr layer is sufficient for promoting good adhesion. Other thick photoresists (> 200 µm) such as SU8 or KMPR can also be tried with only one layer of coating, and the extra copper seed layer can be eliminated to further improve the interface performance.
Second, air can be easily trapped between the copper coils during the magnetic filling process, e.g., steps (4), (6) , and (8) in Fig. 3 , and vacuum treatment is necessary to release these air bubbles before curing the PDMS-bonded magnetic composite. Multiple vacuum pumping cycles may be needed. Fig. 18 shows a cross-sectional view of a fabricated ten-turn square spiral inductor with trapped air bubbles.
Third, the copper posts on the back grow on the original seed layer directly without extra structural interfaces, and on the front, only a 1 µm Cr/Cu seed layer is deposited between the copper posts and their support bases. This is better than our prior work in which several bonding contacts existed at the coil/silver epoxy and silver epoxy/solder ball interfaces.
Fourth, the manual pressing process and the subsequent polishing steps may cause the soft copper posts to be inclined or detached, as shown in Fig. 18 . The reliability of the joint between the copper posts and their bases is strongly dependent on the process controls of surface cleaning, using diluted sulfuric acid (< 10%) and de-ionized water, and the seed layer etching, by ammonium peroxydisulfate (APS) solution and Chromium Etch 1020. Too much via contaminations will disturb the crystal structures and degrade the contact bonding strength significantly. Further, sufficiently large initial sizes of the copper posts before the etching processes, as well as careful control of the seed layer etching time in step 5, are important to retain sufficient diameters of copper posts.
VII. CONCLUSION AND FUTURE WORKS
Wafer-level fabrication of PIiS for high-frequency, compact dc-dc power converters with high efficiency was successfully demonstrated. The fabrication process was IC compatible, at low temperature, and of low cost. Through-substrate silicon trenches, obtained by DRIE, were used as the copper electroplating molds. After copper electroplating and polishing, the copper windings had the same thickness as the silicon substrate. Copper posts up to 270 µm tall, which pass through the thick magnetic composites, were realized using a sequential plating process. Thus, the PIiS achieved low dc resistance (84 mΩ), large inductance (430 nH), and high Q (21 at 6 MHz) simultaneously.
The PIiS was successfully assembled on a TI buck-converter evaluation board and it delivered 600 mA (120 mW/mm 2 ) at 1.8 V with a peak efficiency of 83% at 6 MHz. Furthermore, the surface copper pads on the PIiS are surface-mount ready for any other suitable IC chips. The development of a fully integrated power converter with size-matched PIiS and IC regulators is in progress, and a much higher power density and a smaller size are expected.
